US20050134489A1 - Analog-to-digital converter circuitry having a cascade - Google Patents
Analog-to-digital converter circuitry having a cascade Download PDFInfo
- Publication number
- US20050134489A1 US20050134489A1 US10/742,517 US74251703A US2005134489A1 US 20050134489 A1 US20050134489 A1 US 20050134489A1 US 74251703 A US74251703 A US 74251703A US 2005134489 A1 US2005134489 A1 US 2005134489A1
- Authority
- US
- United States
- Prior art keywords
- cascade
- gain
- signal
- input
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/08—Continuously compensating for, or preventing, undesired influence of physical parameters of noise
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/38—Analogue value compared with reference values sequentially only, e.g. successive approximation type
- H03M1/44—Sequential comparisons in series-connected stages with change in value of analogue signal
Definitions
- a system having an analog-to-digital converter includes but is not limited to: at least one cascade of N gain elements operably couplable with analog circuitry, the at least one cascade having at least (a) N greater than or equal to a positive integer sufficient to provide the at least one cascade with a gain such that a predetermined operable signal at an input of the at least one cascade generates a signal at an output of the at least one cascade that is larger than a predetermined operable threshold value, (b) an input of a first gain element of the at least one cascade operably couplable with the analog circuitry, (b) a gain element of the at least one cascade having a gain larger than one by an amount such that the noise factor of the at least one cascade operating on the predetermined operable signal at the input of the at least one cascade is substantially minimized, and (d) one or more output value detection circuits respectively operably coupled with one or more outputs of the N gain elements.
- a method of constructing a system having an analog to digital converter with N gain elements includes but is not limited to: configuring a first gain element such that an input of the first gain element is operable to receive an input signal; connecting an output of a k'th gain element to an input of a k+1'th gain element, wherein k is an integer that is at least 1; connecting one or more outputs of the N gain elements respectively to one or more value detection circuits; configuring an N'th gain element such that an output of the N'th gain element is operable to generate an output signal; and wherein N is such that the ratio between the output signal and the input signal is larger than a predetermined threshold gain when the input signal is received at the input of the first gain element.
- a method of digitizing an input signal with N gain elements includes but is not limited to: receiving the input signal at an input of a first gain element; transmitting a signal from an output of a k'th gain element to an input of a k+1'th gain element, wherein k is an integer that is at least 1; transmitting signals from one or more outputs of the N gain elements respectively to one or more value detection circuits; generating an output signal at an output of an N'th gain element; and N being a positive integer such that a ratio between the output signal and the input signal is larger than a predetermined threshold gain.
- related systems include but are not limited to circuitry and/or programming for effecting the method aspects described in the text and/or drawings of the present application; the circuitry and/or programming can be virtually any combination of hardware, software, and/or firmware configured to effect the foregoing-referenced method aspects depending upon the design choices of the system designer.
- a system including but not limited to: a photo-detector array having at least one output; and at least one cascade of N gain elements operably coupled with the photo-detector array, having at least (a) N greater than or equal to a positive integer sufficient to provide the at least one cascade with a gain such that a predetermined signal at an input of the at least one cascade generates a signal at an output of the at least one cascade that is larger than a predetermined threshold value, (b) an input of a first gain element of the at least one cascade operably coupled with an output of the photo-detector array, (c) a gain element of the at least one cascade having a gain larger than one by an amount such that the noise factor of the at least one cascade operating on the predetermined signal at the input of the at least one cascade is substantially minimized, and (d) one or more output value detection circuits respectively operably coupled with one or more outputs of the N gain elements.
- a method of analog-to-digital conversion includes but is not limited to: detecting that a first gain element output of N gain elements in a cascade is below a first predefined threshold; and determining a digital conversion value in response to a detection that a second gain element output of the N gain elements in the cascade is above a second predefined threshold greater than the first predefined threshold.
- a system having an analog-to-digital converter includes: at least one cascade of N gain elements operably couplable with analog circuitry, the at least one cascade having at least (a) N greater than or equal to a positive integer sufficient to provide said at least one cascade with a gain such that a predetermined operable signal at an input of said at least one cascade generates a signal at an output of said at least one cascade that is larger than a predetermined operable threshold value, (b) an input of a first gain element of said at least one cascade operably couplable with the analog circuitry, and (c) one or more output value detection circuits respectively operably coupled with one or more outputs of the N gain elements.
- FIG. 1 depicts a system that may form an environment of subject matter described herein.
- FIG. 2 shows the structure of FIG. 1 modified to provide analog-to-digital converters.
- FIG. 3 illustrates a break out view of an alternate implementation of lower cascade 170 fed by bucket 110 as depicted in FIG. 2 .
- FIG. 4 shows an alternative embodiment of the structures of FIG. 2 wherein the resistors have been replaced by capacitances.
- FIG. 5 shows an alternative embodiment of the structures of FIG. 3 wherein the resistors have been replaced by capacitances.
- FIG. 1 depicted is a system that may form an environment of subject matter described herein.
- the system is depicted as including at least one photo-detector array 100 .
- Functions of photo-detector array 100 may include absorption of photons, generation of electric charge corresponding to the photons absorbed, collection of such charge, charge transfer, and/or conversion of the charge to a corresponding voltage.
- Examples of photo-detector array 100 include but are not limited to charge coupled device (CCD) sensor arrays and complementary metal oxide semiconductor (CMOS) sensor arrays.
- CCD charge coupled device
- CMOS complementary metal oxide semiconductor
- Photo-detector array 100 is illustrated as having individual photo-detectors 102 arranged in a row and column format. For sake of illustration, photo-detector 100 is described herein using a shift register format, but those having skill in the art will appreciate that photo-detector array 100 is meant to be inclusive of substantially all suitable photo-detector arrays, including but not limited to Vertical, Linear, Interline, Full-frame, and Frame-transfer arrays.
- each individual photo-detector 102 In photo-detector array 100 , each individual photo-detector 102 typically collects charges generated by incident photons over a defined interval (e.g., as an exposure time interval). The charges are often generated by incoming photons that excite electrons bound to atoms into an electronic conduction band. The number of charges so excited is sometimes directly proportional to the photon-count of the incoming light. At the end of the defined exposure time interval, the charges collected by each individual photo-detector 102 of photo-detector array 100 are shifted out of photo-detector 100 and into display circuitry 106 .
- a defined interval e.g., as an exposure time interval
- each photo-detector 102 is described herein as collecting “buckets” of charge Q, where the buckets of charge are representative of received light. While examples are set forth herein in terms of charge buckets emerging from photo-detector array 100 , those having skill in the art will appreciate that the teachings herein may be applied to voltage and or current-based configurations with a minor amount of experimentation. For example, the teachings herein may be applied to systems that include microphones, temperature detectors, thermocouples, etc. with minor amounts of experimentation.
- Photo-detector array 100 's rows of individual photo-detectors 102 are shown herein as acting in horizontal shift register fashion. Although each row is coupled with its own respective cascade 150 of N gain elements, only the first and last rows are explicitly illustrated as so coupled for brevity (ellipses in the drawings represent that all rows are so coupled). Specifically, different buckets 108 , 110 of aggregate charges QA and QB—representative of charges collected by individual photo-detectors 102 over the defined exposure time—are illustrated as having been right-shifted out of the top and the bottom rows of photo-detector array 100 .
- photo-detector array 100 is shown as employing a shift-register (e.g., bucket brigade) type architecture, other architectures of photo-detector array 100 are contemplated.
- some photo-detector arrays employ what are typically referred to as Active Pixel Sensor architectures which apply a readout amplifier to each pixel, allow for charge-to-voltage conversion at each individual pixel. Consequently, in another contemplated implementation each individual photo-detector 102 of photo-detector array 100 is respectively coupled to an individual cascade 150 of N gain elements, and display circuitry 106 is modified accordingly.
- photo-detector 100 is intended to be representative of all the herein described types of photo-detector arrays, as well as other functionally similar ones recognized by those of skill in the art.
- each bucket 108 , 110 of aggregate charge QA and QB is illustrated as having been shifted out of rows of photo-detector 100 , where each bucket 108 , 110 represents the aggregate charge “Q” collected by some photo-detector 102 over some period of time (e.g., an exposure time).
- the fact that each bucket 108 , 110 contains an aggregate charge collected over time is depicted by the lowercase “q”s making up the uppercase “QA” sand “QB” in the buckets 108 , 110 .
- Buckets 108 , 110 will typically contain different amounts of charge.
- cascades 150 , 170 are shown having N gain elements, such is not required.
- the number N is preferably chosen to be greater than or equal to a positive integer sufficient to provide cascade 170 with a gain such that a predetermined operable signal at an input of cascade 170 generates a signal at an output of cascade 170 that is larger than a predetermined operable threshold value.
- N would preferably be chosen such that the gain of cascade 170 would be at least as large as that necessary to provide display circuitry with its smallest operable input signal value when photo-detector 100 's output is at its smallest detectable value.
- the gain elements of cascade 170 preferably have a gain larger than one by an amount such that the noise factor of cascade 170 operating on the predetermined signal at the input of said at least one cascade is substantially minimized (e.g., having a noise factor at or near one, such as a noise factor less than 1 . 1 or 1 . 2 ).
- the noise factor may be viewed as the ratio of a Signal Power to Thermal Noise ratio at the input of said at least one cascade to an amplified Signal Power to Thermal Noise ratio at the output of the at least one cascade: (S input /N input )/(S output /N output ).
- the noise factor may be viewed as a ratio of an output noise power of the at least one cascade to the portion thereof attributable to thermal noise in an input termination at standard noise temperature.
- the noise factor may be viewed as a ratio of actual output noise to that which would remain if the at least one cascade itself did not introduce noise.
- the gains of the gain elements in cascade 170 are chosen larger than one by an amount that is practicably small such that the noise contribution to the low noise amplifier from a gain element is substantially minimized.
- the N gain elements are preferably chosen to be very low gain amplifiers (e.g., gains greater than 1.00 (one) but less than 1.01 (one point zero one) or 1.001 (one point zero zero one) that produce very little additive noise.
- Such extremely low gain amplifiers that produce little additive noise are slightly over-biased amplifiers.
- the N gain elements are preferably chosen to include one or more impact ionization-based amplifiers, such as those used in the Texas Instruments IMPACTRON CCDs (available from Texas Instruments Inc., Richardson, Tex., USA) or those used in the Marconi L3Vision CCDs (available from Marconi Applied Technology, United Kingdom).
- impact ionization-based amplifiers such as those used in the Texas Instruments IMPACTRON CCDs (available from Texas Instruments Inc., Richardson, Tex., USA) or those used in the Marconi L3Vision CCDs (available from Marconi Applied Technology, United Kingdom).
- Such amplifiers can use a signal-boosting technique that may effectively reduce CCD read-out noise by a gain factor.
- Impact-ionization based amplifiers preferably use special high-voltage clocking which can both initiate and then sustain an impact ionization-process.
- bucket 110 of charge can be multiplied such that greatly improved signal-to-noise ratio for signal levels in the vicinity of the photo-detector 100 read-noise floor may be achieved.
- the N gain elements are preferably chosen to include one or more low noise operational amplifiers.
- FIG. 2 shown is the structure of FIG. 1 , modified to provide analog-to-digital converters.
- Cascade 150 fed by bucket 108 of aggregate charge QA is shown having P attached voltage comparators.
- the inputs of gain elements having the attached comparators are also shown as having resistors connected to ground. These resistors are preferably large so as to draw as little current as is practicable.
- Each comparator is illustrated as having its own respective reference voltage depicted as reference voltage — 1 through reference voltage_P.
- the respective comparators will trigger when the voltages across their respective resistors exceeds their respective reference voltages.
- current comparators are used to directly sense the current.
- Each comparator 1 -P is depicted as having an output to display circuitry 106 .
- Display circuitry 106 is shown as using the quantized output of the various comparators 1 -P to augment the amplified value received from cascade 150 of gain elements.
- the comparators 1 -P are such that display circuitry 106 may use the quantized output to provide a direct quantization and/or digital conversion; these alternate implementations are depicted in FIG. 2 by the dashed line connecting the Nth gain element with display circuitry 106 , and are also shown and described further herein.
- Cascade 170 fed by bucket 110 of aggregate charge QB is shown having M attached comparators.
- the inputs of gain elements having the attached comparators are also shown as having resistors connected to ground. These resistors are preferably large so as draw as little current as is practicable.
- Each comparator is illustrated as having its own respective reference voltage depicted as reference voltage — 1 through reference voltage_M. The respective comparators will trigger when the voltages across their respective resistors exceed their respective reference voltages. In another embodiment (not shown) current comparators are used to directly sense the current.
- Each comparator 1 -M is depicted as having an output to display circuitry 106 .
- Display circuitry 106 is shown as using the quantized output of the various comparators 1 -M to augment the amplified value received from cascade 170 of gain elements.
- the comparators 1 -M are such that display circuitry 106 may use the quantized output to provide a direct quantization and/or digital conversion; these alternate implementations are depicted in FIG. 2 by the dashed line connecting the Nth gain element with display circuitry 106 , and are also shown and described further herein.
- the structure indicates that 1.92 ⁇ QB ⁇ 1.98.
- QB can be further quantized and/or digitized by display circuitry 106 using conventional techniques.
- the comparators and resistors can be distributed for yet more precision (e.g., 1 for every gain element).
- the comparators and resistors can be distributed and the voltage reference levels manipulated such that specified discrete changes in the amount of charge QB, thereby allowing the output of the comparators to function as direct digital output values.
- FIG. 3 illustrated is a break out view of an alternate implementation of lower cascade 170 fed by bucket 110 as depicted in FIG. 2 .
- each of the resistors and comparators 1 -M are shown respectively connected every 3 rd gain element.
- Comparators 1 -M are depicted as connected to display circuitry 106
- gain element N is shown as not connected to display circuitry 106 .
- the display circuitry may directly use the comparator outputs to get direct digital conversion of the analog charge Q 2 of bucket 110 .
- FIG. 4 shown is an alternative embodiment of the structures of FIG. 2 wherein the resistors have been replaced by capacitances.
- One implementation in which the structures of FIG. 4 prove useful is that wherein the time interval between successive buckets of charge clocked into cascade 150 of N gain elements is greater than the time needed for cascade 170 to effectively settle. That is, in a circuit where cascade 170 responds so fast that cascade 170 will have effectively completed its response to bucket 110 of charge QB long before a next bucket of charge is shifted onto the input of cascade 170 .
- FIG. 5 shown is an alternative embodiment of the structures of FIG. 3 wherein the resistors have been replaced by capacitances.
- the structures of FIG. 5 prove particularly useful in instances similar to those described in relation to FIG. 4 .
- the components of FIG. 4 function analogous to like components described elsewhere herein.
- an implementer may opt for a hardware and/or firmware vehicle; alternatively, if flexibility is paramount, the implementer may opt for a solely software implementation; or, yet again alternatively, the implementer may opt for some combination of hardware, software, and/or firmware.
- any vehicle to be utilized is a choice dependent upon the context in which the vehicle will be deployed and the specific concerns (e.g., speed, flexibility, or predictability) of the implementer, any of which may vary.
- Those skilled in the art will recognize that optical aspects of implementations will require optically-oriented hardware, software, and or firmware.
- components and component settings will take into account standard design concerns, such as preventing undesired saturation of amplifiers.
- a signal bearing media include, but are not limited to, the following: recordable type media such as floppy disks, hard disk drives, CD ROMs, digital tape, and computer memory; and transmission type media such as digital and analog communication links using TDM or IP based communication links (e.g., packet links).
- electrical circuitry includes, but is not limited to, electrical circuitry having at least one discrete electrical circuit, electrical circuitry having at least one integrated circuit, electrical circuitry having at least one application specific integrated circuit, electrical circuitry forming a general purpose computing device configured by a computer program (e.g., a general purpose computer configured by a computer program which at least partially carries out processes and/or devices described herein, or a microprocessor configured by a computer program which at least partially carries out processes and/or devices described herein), electrical circuitry forming a memory device (e.g., forms of random access memory), electrical circuitry forming a communications device (e.g., a modem, communications switch, or optical-electrical equipment), and any non-electric
- a typical data processing system generally includes one or more of a system unit housing, a video display device, computational entities such as operating systems, drivers, and applications programs, and one or more interaction devices, such as a keyboard, a mouse, or audio component.
- a typical data processing system may be implemented utilizing any suitable commercially available computer system.
- a typical communications system generally includes one or more of a network operating system, a network interface card, a communications medium (e.g., electronic, optical, wireless, etc.), a data bus, and devices to couple communications media (e.g., switches, bridges, routers, repeaters, etc).
- a typical communications system may be implemented utilizing any suitable commercially available network components (e.g., local area network components, wide area network components, optical network components, wireless network components, virtual private network components, etc.).
- any two components herein combined to achieve a particular functionality can be seen as “associated with” each other such that the desired functionality is achieved, irrespective of architectures or intermedial components.
- any two components so associated can also be viewed as being “operably connected”, or “operably coupled”, to each other to achieve the desired functionality.
Abstract
Description
- In one aspect, a system having an analog-to-digital converter includes but is not limited to: at least one cascade of N gain elements operably couplable with analog circuitry, the at least one cascade having at least (a) N greater than or equal to a positive integer sufficient to provide the at least one cascade with a gain such that a predetermined operable signal at an input of the at least one cascade generates a signal at an output of the at least one cascade that is larger than a predetermined operable threshold value, (b) an input of a first gain element of the at least one cascade operably couplable with the analog circuitry, (b) a gain element of the at least one cascade having a gain larger than one by an amount such that the noise factor of the at least one cascade operating on the predetermined operable signal at the input of the at least one cascade is substantially minimized, and (d) one or more output value detection circuits respectively operably coupled with one or more outputs of the N gain elements.
- In one aspect, a method of constructing a system having an analog to digital converter with N gain elements includes but is not limited to: configuring a first gain element such that an input of the first gain element is operable to receive an input signal; connecting an output of a k'th gain element to an input of a k+1'th gain element, wherein k is an integer that is at least 1; connecting one or more outputs of the N gain elements respectively to one or more value detection circuits; configuring an N'th gain element such that an output of the N'th gain element is operable to generate an output signal; and wherein N is such that the ratio between the output signal and the input signal is larger than a predetermined threshold gain when the input signal is received at the input of the first gain element.
- In one aspect, a method of digitizing an input signal with N gain elements includes but is not limited to: receiving the input signal at an input of a first gain element; transmitting a signal from an output of a k'th gain element to an input of a k+1'th gain element, wherein k is an integer that is at least 1; transmitting signals from one or more outputs of the N gain elements respectively to one or more value detection circuits; generating an output signal at an output of an N'th gain element; and N being a positive integer such that a ratio between the output signal and the input signal is larger than a predetermined threshold gain.
- In one or more various aspects, related systems include but are not limited to circuitry and/or programming for effecting the method aspects described in the text and/or drawings of the present application; the circuitry and/or programming can be virtually any combination of hardware, software, and/or firmware configured to effect the foregoing-referenced method aspects depending upon the design choices of the system designer.
- In one aspect, a system including but not limited to: a photo-detector array having at least one output; and at least one cascade of N gain elements operably coupled with the photo-detector array, having at least (a) N greater than or equal to a positive integer sufficient to provide the at least one cascade with a gain such that a predetermined signal at an input of the at least one cascade generates a signal at an output of the at least one cascade that is larger than a predetermined threshold value, (b) an input of a first gain element of the at least one cascade operably coupled with an output of the photo-detector array, (c) a gain element of the at least one cascade having a gain larger than one by an amount such that the noise factor of the at least one cascade operating on the predetermined signal at the input of the at least one cascade is substantially minimized, and (d) one or more output value detection circuits respectively operably coupled with one or more outputs of the N gain elements.
- In one aspect, a method of analog-to-digital conversion includes but is not limited to: detecting that a first gain element output of N gain elements in a cascade is below a first predefined threshold; and determining a digital conversion value in response to a detection that a second gain element output of the N gain elements in the cascade is above a second predefined threshold greater than the first predefined threshold.
- In one aspect, a system having an analog-to-digital converter includes: at least one cascade of N gain elements operably couplable with analog circuitry, the at least one cascade having at least (a) N greater than or equal to a positive integer sufficient to provide said at least one cascade with a gain such that a predetermined operable signal at an input of said at least one cascade generates a signal at an output of said at least one cascade that is larger than a predetermined operable threshold value, (b) an input of a first gain element of said at least one cascade operably couplable with the analog circuitry, and (c) one or more output value detection circuits respectively operably coupled with one or more outputs of the N gain elements.
- Various other method and or system aspects are set forth and described in the text (e.g., claims and/or detailed description) and/or drawings of the present application.
- The foregoing is a summary and thus contains, by necessity; simplifications, generalizations and omissions of detail; consequently, those skilled in the art will appreciate that the summary is illustrative only and is NOT intended to be in any way limiting. Other aspects, inventive features, and advantages of the devices and/or processes described herein, as defined solely by the claims, will become apparent in the non-limiting detailed description set forth herein.
-
FIG. 1 depicts a system that may form an environment of subject matter described herein. -
FIG. 2 shows the structure ofFIG. 1 modified to provide analog-to-digital converters. -
FIG. 3 illustrates a break out view of an alternate implementation oflower cascade 170 fed bybucket 110 as depicted inFIG. 2 . -
FIG. 4 shows an alternative embodiment of the structures ofFIG. 2 wherein the resistors have been replaced by capacitances. -
FIG. 5 shows an alternative embodiment of the structures ofFIG. 3 wherein the resistors have been replaced by capacitances. - The use of the same symbols in different drawings typically indicates similar or identical items
- With reference to the figures, and with reference now to
FIG. 1 , depicted is a system that may form an environment of subject matter described herein. The system is depicted as including at least one photo-detector array 100. Functions of photo-detector array 100 may include absorption of photons, generation of electric charge corresponding to the photons absorbed, collection of such charge, charge transfer, and/or conversion of the charge to a corresponding voltage. Examples of photo-detector array 100 include but are not limited to charge coupled device (CCD) sensor arrays and complementary metal oxide semiconductor (CMOS) sensor arrays. Those having skill in the art will recognize other examples of photo-detector array 100 in view of the teaching herein. - Photo-
detector array 100 is illustrated as having individual photo-detectors 102 arranged in a row and column format. For sake of illustration, photo-detector 100 is described herein using a shift register format, but those having skill in the art will appreciate that photo-detector array 100 is meant to be inclusive of substantially all suitable photo-detector arrays, including but not limited to Vertical, Linear, Interline, Full-frame, and Frame-transfer arrays. - In photo-
detector array 100, each individual photo-detector 102 typically collects charges generated by incident photons over a defined interval (e.g., as an exposure time interval). The charges are often generated by incoming photons that excite electrons bound to atoms into an electronic conduction band. The number of charges so excited is sometimes directly proportional to the photon-count of the incoming light. At the end of the defined exposure time interval, the charges collected by each individual photo-detector 102 of photo-detector array 100 are shifted out of photo-detector 100 and into display circuitry 106. As a shorthand notation used for ease of understanding, each photo-detector 102 is described herein as collecting “buckets” of charge Q, where the buckets of charge are representative of received light. While examples are set forth herein in terms of charge buckets emerging from photo-detector array 100, those having skill in the art will appreciate that the teachings herein may be applied to voltage and or current-based configurations with a minor amount of experimentation. For example, the teachings herein may be applied to systems that include microphones, temperature detectors, thermocouples, etc. with minor amounts of experimentation. - Photo-
detector array 100's rows of individual photo-detectors 102 are shown herein as acting in horizontal shift register fashion. Although each row is coupled with its ownrespective cascade 150 of N gain elements, only the first and last rows are explicitly illustrated as so coupled for brevity (ellipses in the drawings represent that all rows are so coupled). Specifically,different buckets detectors 102 over the defined exposure time—are illustrated as having been right-shifted out of the top and the bottom rows of photo-detector array 100. Those having skill in the art will appreciate that although photo-detector array 100 is shown as employing a shift-register (e.g., bucket brigade) type architecture, other architectures of photo-detector array 100 are contemplated. For example, some photo-detector arrays employ what are typically referred to as Active Pixel Sensor architectures which apply a readout amplifier to each pixel, allow for charge-to-voltage conversion at each individual pixel. Consequently, in another contemplated implementation each individual photo-detector 102 of photo-detector array 100 is respectively coupled to anindividual cascade 150 of N gain elements, and display circuitry 106 is modified accordingly. In other contemplated implementations, amplifying circuitry may be placed elsewhere in a signal chain, providing for multiple gain stages throughout the system. Therefore, photo-detector 100 is intended to be representative of all the herein described types of photo-detector arrays, as well as other functionally similar ones recognized by those of skill in the art. -
Different buckets detector 100, where eachbucket detector 102 over some period of time (e.g., an exposure time). The fact that eachbucket buckets Buckets -
Buckets detector 100 applied to inputs of therespective cascades cascades cascade 150 could have k=1 to J elements, where J is a different number than N. - Focusing now on
cascade 170, the number N is preferably chosen to be greater than or equal to a positive integer sufficient to providecascade 170 with a gain such that a predetermined operable signal at an input ofcascade 170 generates a signal at an output ofcascade 170 that is larger than a predetermined operable threshold value. For example, if the smallest operable output value of photo-detector 100 were known, and the smallest operable input signal value of display circuitry 106 were known, then N would preferably be chosen such that the gain ofcascade 170 would be at least as large as that necessary to provide display circuitry with its smallest operable input signal value when photo-detector 100's output is at its smallest detectable value. - In one implementation the gain elements of
cascade 170 preferably have a gain larger than one by an amount such that the noise factor ofcascade 170 operating on the predetermined signal at the input of said at least one cascade is substantially minimized (e.g., having a noise factor at or near one, such as a noise factor less than 1.1 or 1.2). There are various ways in which the noise factor may be viewed. For instance, the noise factor may be viewed as the ratio of a Signal Power to Thermal Noise ratio at the input of said at least one cascade to an amplified Signal Power to Thermal Noise ratio at the output of the at least one cascade: (Sinput/Ninput)/(Soutput/Noutput). Alternatively, the noise factor may be viewed as a ratio of an output noise power of the at least one cascade to the portion thereof attributable to thermal noise in an input termination at standard noise temperature. Alternatively again, the noise factor may be viewed as a ratio of actual output noise to that which would remain if the at least one cascade itself did not introduce noise. In one implementation, the gains of the gain elements incascade 170 are chosen larger than one by an amount that is practicably small such that the noise contribution to the low noise amplifier from a gain element is substantially minimized. In one implementation, the N gain elements are preferably chosen to be very low gain amplifiers (e.g., gains greater than 1.00 (one) but less than 1.01 (one point zero one) or 1.001 (one point zero zero one) that produce very little additive noise. One example of such extremely low gain amplifiers that produce little additive noise are slightly over-biased amplifiers. - In one implementation, the N gain elements are preferably chosen to include one or more impact ionization-based amplifiers, such as those used in the Texas Instruments IMPACTRON CCDs (available from Texas Instruments Inc., Richardson, Tex., USA) or those used in the Marconi L3Vision CCDs (available from Marconi Applied Technology, United Kingdom). Such amplifiers can use a signal-boosting technique that may effectively reduce CCD read-out noise by a gain factor. Impact-ionization based amplifiers preferably use special high-voltage clocking which can both initiate and then sustain an impact ionization-process. When
cascade 170 is implemented with such technologies,bucket 110 of charge can be multiplied such that greatly improved signal-to-noise ratio for signal levels in the vicinity of the photo-detector 100 read-noise floor may be achieved. In another implementation, the N gain elements are preferably chosen to include one or more low noise operational amplifiers. - With reference now to
FIG. 2 , shown is the structure ofFIG. 1 , modified to provide analog-to-digital converters. Cascade 150 fed bybucket 108 of aggregate charge QA is shown having P attached voltage comparators. The inputs of gain elements having the attached comparators are also shown as having resistors connected to ground. These resistors are preferably large so as to draw as little current as is practicable. Each comparator is illustrated as having its own respective reference voltage depicted asreference voltage —1 through reference voltage_P. The respective comparators will trigger when the voltages across their respective resistors exceeds their respective reference voltages. In another embodiment (not shown) current comparators are used to directly sense the current. - Each comparator 1-P is depicted as having an output to display circuitry 106. Display circuitry 106 is shown as using the quantized output of the various comparators 1-P to augment the amplified value received from
cascade 150 of gain elements. In one implementation, the comparators 1-P are such that display circuitry 106 may use the quantized output to provide a direct quantization and/or digital conversion; these alternate implementations are depicted inFIG. 2 by the dashed line connecting the Nth gain element with display circuitry 106, and are also shown and described further herein. -
Cascade 170 fed bybucket 110 of aggregate charge QB is shown having M attached comparators. The inputs of gain elements having the attached comparators are also shown as having resistors connected to ground. These resistors are preferably large so as draw as little current as is practicable. Each comparator is illustrated as having its own respective reference voltage depicted asreference voltage —1 through reference voltage_M. The respective comparators will trigger when the voltages across their respective resistors exceed their respective reference voltages. In another embodiment (not shown) current comparators are used to directly sense the current. - Each comparator 1-M is depicted as having an output to display circuitry 106. Display circuitry 106 is shown as using the quantized output of the various comparators 1-M to augment the amplified value received from
cascade 170 of gain elements. In one implementation, the comparators 1-M are such that display circuitry 106 may use the quantized output to provide a direct quantization and/or digital conversion; these alternate implementations are depicted inFIG. 2 by the dashed line connecting the Nth gain element with display circuitry 106, and are also shown and described further herein. - Continuing to refer to
FIG. 2 , and concentrating oncascade 170 fed bybucket 110 notice that since the N gain elements are cascaded, the signal will be less amplified near the first gain element and more amplified near the Nth gain element. Accordingly, if the reference voltages 1-M were all set to have the same value, and each of the N gain elements had about the same gain values, the comparator that triggered closest to the 1st gain element would be indicative of the amount of charge, QB, input tocascade 170. For example, for someinput bucket 110 of charge, if the second comparator, withreference voltage —2, triggered, but the first comparator withreference voltage —1 did not, the known gains of the stages could be used to infer the amount of charge QB. That is, it would be known that (a) QB×Gain ofElement —1<ReferenceVoltage—1; and that (b) QB×(Gain ofElement 1×Gain ofElement 2×Gain ofElement 3×Gain of Element 4)>Reference Voltage —2. Specifically, with bothreference voltage —1 andreference voltage —2 arbitrarily chosen to have a value of 2, and the gains of the first, second third and fourth element all arbitrarily chosen as 1.01, the scheme would yield: QB×1.01<2=QB<1.98; and QB×(1.01×1.01×1.01×1.10)>2=QB>1.92. Thus, the structure indicates that 1.92<QB<1.98. Thereafter, QB can be further quantized and/or digitized by display circuitry 106 using conventional techniques. In other embodiments the comparators and resistors can be distributed for yet more precision (e.g., 1 for every gain element). In yet other embodiments, the comparators and resistors can be distributed and the voltage reference levels manipulated such that specified discrete changes in the amount of charge QB, thereby allowing the output of the comparators to function as direct digital output values. - Referring now to
FIG. 3 , illustrated is a break out view of an alternate implementation oflower cascade 170 fed bybucket 110 as depicted inFIG. 2 . Specifically, each of the resistors and comparators 1-M are shown respectively connected every 3rd gain element. Comparators 1-M are depicted as connected to display circuitry 106, while gain element N is shown as not connected to display circuitry 106. - Assuming that the gain elements all have roughly the same gain, on this implementation, the display circuitry may directly use the comparator outputs to get direct digital conversion of the analog charge Q2 of
bucket 110. - With reference now to
FIG. 4 , shown is an alternative embodiment of the structures ofFIG. 2 wherein the resistors have been replaced by capacitances. One implementation in which the structures ofFIG. 4 prove useful is that wherein the time interval between successive buckets of charge clocked intocascade 150 of N gain elements is greater than the time needed forcascade 170 to effectively settle. That is, in a circuit wherecascade 170 responds so fast thatcascade 170 will have effectively completed its response tobucket 110 of charge QB long before a next bucket of charge is shifted onto the input ofcascade 170. Ascascade 170 settles in response tobucket 100 of charge QB, the capacitors associated with the respective comparators 1-M will gather charge and present voltage which can be monitored in a fashion analogous to that described above in relation toFIG. 2 . The remaining components ofFIG. 4 function analogous to like components described elsewhere herein. - With reference now to
FIG. 5 , shown is an alternative embodiment of the structures ofFIG. 3 wherein the resistors have been replaced by capacitances. The structures ofFIG. 5 prove particularly useful in instances similar to those described in relation toFIG. 4 . The components ofFIG. 4 function analogous to like components described elsewhere herein. - Those having skill in the art will recognize that the state of the art has progressed to the point where there is little distinction left between hardware and software implementations of aspects of systems; the use of hardware or software is generally (but not always, in that in certain contexts the choice between hardware and software can become significant) a design choice representing cost vs. efficiency tradeoffs. Those having skill in the art will appreciate that there are various vehicles by which processes and/or systems described herein can be effected (e.g., hardware, software, and/or firmware), and that the preferred vehicle will vary with the context in which the processes are deployed. For example, if an implementer determines that speed and accuracy are paramount, the implementer may opt for a hardware and/or firmware vehicle; alternatively, if flexibility is paramount, the implementer may opt for a solely software implementation; or, yet again alternatively, the implementer may opt for some combination of hardware, software, and/or firmware. Hence, there are several possible vehicles by which the processes described herein may be effected, none of which is inherently superior to the other in that any vehicle to be utilized is a choice dependent upon the context in which the vehicle will be deployed and the specific concerns (e.g., speed, flexibility, or predictability) of the implementer, any of which may vary. Those skilled in the art will recognize that optical aspects of implementations will require optically-oriented hardware, software, and or firmware. In addition to the foregoing, those skilled in the art will appreciate that components and component settings will take into account standard design concerns, such as preventing undesired saturation of amplifiers.
- The foregoing detailed description has set forth various embodiments of the devices and/or processes via the use of block diagrams, flowcharts, and examples. Insofar as such block diagrams, flowcharts, and examples contain one or more functions and/or operations, it will be understood as notorious by those within the art that each function and/or operation within such block diagrams, flowcharts, or examples can be implemented, individually and/or collectively, by a wide range of hardware, software, firmware, or virtually any combination thereof. In one embodiment, the present invention may be implemented via Application Specific Integrated Circuits (ASICs), Field Programmable Gate Arrays (FPGAs), or other integrated formats. However, those skilled in the art will recognize that the embodiments disclosed herein, in whole or in part, can be equivalently implemented in standard integrated circuits, as one or more computer programs running on one or more computers (e.g., as one or more programs running on one or more computer systems), as one or more programs running on one or more processors (e.g., as one or more programs running on one or more microprocessors), as firmware, or as virtually any combination thereof, and that designing the circuitry and/or writing the code for the software and or firmware would be well within the skill of one of skill in the art in light of this disclosure. In addition, those skilled in the art will appreciate that the mechanisms of the present invention are capable of being distributed as a program product in a variety of forms, and that an illustrative embodiment of the present invention applies equally regardless of the particular type of signal bearing media used to actually carry out the distribution. Examples of a signal bearing media include, but are not limited to, the following: recordable type media such as floppy disks, hard disk drives, CD ROMs, digital tape, and computer memory; and transmission type media such as digital and analog communication links using TDM or IP based communication links (e.g., packet links).
- In a general sense, those skilled in the art will recognize that the various embodiments described herein which can be implemented, individually and/or collectively, by a wide range of hardware, software, firmware, or any combination thereof can be viewed as being composed of various types of “electrical circuitry.” Consequently, as used herein “electrical circuitry” includes, but is not limited to, electrical circuitry having at least one discrete electrical circuit, electrical circuitry having at least one integrated circuit, electrical circuitry having at least one application specific integrated circuit, electrical circuitry forming a general purpose computing device configured by a computer program (e.g., a general purpose computer configured by a computer program which at least partially carries out processes and/or devices described herein, or a microprocessor configured by a computer program which at least partially carries out processes and/or devices described herein), electrical circuitry forming a memory device (e.g., forms of random access memory), electrical circuitry forming a communications device (e.g., a modem, communications switch, or optical-electrical equipment), and any non-electrical analog thereto, such as optical or other analogs.
- Those skilled in the art will recognize that it is common within the art to describe devices and/or processes in the fashion set forth herein, and thereafter use standard engineering practices to integrate such described devices and/or processes into data processing systems. That is, at least a portion of the devices and/or processes described herein can be integrated into a data processing system via a reasonable amount of experimentation. Those having skill in the art will recognize that a typical data processing system generally includes one or more of a system unit housing, a video display device, computational entities such as operating systems, drivers, and applications programs, and one or more interaction devices, such as a keyboard, a mouse, or audio component. A typical data processing system may be implemented utilizing any suitable commercially available computer system.
- Those skilled in the art will recognize that it is common within the art to describe devices and/or processes in the fashion set forth herein, and thereafter use standard engineering practices to integrate such described devices and/or processes into communications systems. That is, at least a portion of the devices and/or processes described herein can be integrated into a communications system via a reasonable amount of experimentation. Those having skill in the art will recognize that a typical communications system generally includes one or more of a network operating system, a network interface card, a communications medium (e.g., electronic, optical, wireless, etc.), a data bus, and devices to couple communications media (e.g., switches, bridges, routers, repeaters, etc). A typical communications system may be implemented utilizing any suitable commercially available network components (e.g., local area network components, wide area network components, optical network components, wireless network components, virtual private network components, etc.).
- The foregoing described embodiments depict different components contained within, or connected with, different other components. It is to be understood that such depicted architectures are merely exemplary, and that in fact many other architectures can be implemented which achieve the same functionality. In a conceptual sense, any arrangement of components to achieve the same functionality is effectively “associated” such that the desired functionality is achieved. Hence, any two components herein combined to achieve a particular functionality can be seen as “associated with” each other such that the desired functionality is achieved, irrespective of architectures or intermedial components. Likewise, any two components so associated can also be viewed as being “operably connected”, or “operably coupled”, to each other to achieve the desired functionality.
- While particular embodiments of the present invention have been shown and described, it will be understood by those skilled in the art that, based upon the teachings herein, changes and modifications may be made without departing from this invention and its broader aspects and, therefore, the appended claims are to encompass within their scope all such changes and modifications as are within the true spirit and scope of this invention. Furthermore, it is to be understood that the invention is solely defined by the appended claims. It will be understood by those within the art that, in general, terms used herein, and especially in the appended claims (e.g., bodies of the appended claims) are generally intended as “open” terms (e.g., the term “including” should be interpreted as “including but not limited to,” the term “having” should be interpreted as “having at least,” the term “includes” should be interpreted as “includes but is not limited to,” “comprise” and variations thereof, such as, “comprises” and “comprising” are to be construed in an open, inclusive sense, that is as “including, but not limited to,” etc.). It will be further understood by those within the art that if a specific number of an introduced claim recitation is intended, such an intent will be explicitly recited in the claim, and in the absence of such recitation no such intent is present. For example, as an aid to understanding, the following appended claims may contain usage of the introductory phrases “at least one” and “one or more” to introduce claim recitations. However, the use of such phrases should not be construed to imply that the introduction of a claim recitation by the indefinite articles “a” or “an” limits any particular claim containing such introduced claim recitation to inventions containing only one such recitation, even when the same claim includes the introductory phrases “one or more” or “at least one” and indefinite articles such as “a” or “an” (e.g., “a” and/or “an” should typically be interpreted to mean “at least one” or “one or more”); the same holds true for the use of definite articles used to introduce claim recitations. In addition, even if a specific number of an introduced claim recitation is explicitly recited, those skilled in the art will recognize that such recitation should typically be interpreted to mean at least the recited number (e.g., the bare recitation of “two recitations,” without other modifiers, typically means at least two recitations, or two or more recitations).
Claims (41)
Priority Applications (12)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/742,517 US7053809B2 (en) | 2003-12-19 | 2003-12-19 | Analog-to-digital converter circuitry having a cascade |
US10/789,802 US7045760B2 (en) | 2003-12-19 | 2004-02-26 | Intensity detector circuitry |
PCT/US2004/041443 WO2005067148A1 (en) | 2003-12-19 | 2004-12-08 | Analog-to-digital converter circuitry having a cascade |
PCT/US2004/043024 WO2005062872A2 (en) | 2003-12-19 | 2004-12-20 | Photo-detector filter having a cascaded low-noise amplifier |
PCT/US2004/043025 WO2005062873A2 (en) | 2003-12-19 | 2004-12-20 | Intensity detector circuitry |
US11/255,067 US7304289B2 (en) | 2003-12-19 | 2005-10-20 | Intensity detector circuitry having plural gain elements in a cascade with plural threshold values |
US11/303,182 US7649164B2 (en) | 2003-12-19 | 2005-12-15 | Augmented photo-detector filter |
US11/598,208 US7515082B2 (en) | 2003-12-19 | 2006-11-09 | Photo-detector filter having a cascaded low noise amplifier |
US11/601,380 US7511254B2 (en) | 2003-12-19 | 2006-11-16 | Photo-detector filter having a cascaded low noise amplifier |
US11/981,833 US7714267B2 (en) | 2003-12-19 | 2007-10-30 | Intensity detector circuitry using a cascade of gain elements |
US12/080,250 US7999214B2 (en) | 2003-12-19 | 2008-03-31 | Photo-detector filter having a cascaded low noise amplifier |
US12/383,002 US8212196B2 (en) | 2003-12-19 | 2009-03-17 | Photo-detector filter having a cascaded low noise amplifier |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/742,517 US7053809B2 (en) | 2003-12-19 | 2003-12-19 | Analog-to-digital converter circuitry having a cascade |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/758,950 Continuation-In-Part US7250595B2 (en) | 2003-12-19 | 2004-01-14 | Photo-detector filter having a cascaded low noise amplifier |
US10/789,802 Continuation-In-Part US7045760B2 (en) | 2003-12-19 | 2004-02-26 | Intensity detector circuitry |
Related Child Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/744,057 Continuation-In-Part US7053998B2 (en) | 2003-12-19 | 2003-12-22 | Photo-detector filter |
US10/758,950 Continuation-In-Part US7250595B2 (en) | 2003-12-19 | 2004-01-14 | Photo-detector filter having a cascaded low noise amplifier |
US10/789,802 Continuation-In-Part US7045760B2 (en) | 2003-12-19 | 2004-02-26 | Intensity detector circuitry |
US11/981,833 Continuation-In-Part US7714267B2 (en) | 2003-12-19 | 2007-10-30 | Intensity detector circuitry using a cascade of gain elements |
Publications (2)
Publication Number | Publication Date |
---|---|
US20050134489A1 true US20050134489A1 (en) | 2005-06-23 |
US7053809B2 US7053809B2 (en) | 2006-05-30 |
Family
ID=34678474
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/742,517 Expired - Fee Related US7053809B2 (en) | 2003-12-19 | 2003-12-19 | Analog-to-digital converter circuitry having a cascade |
Country Status (2)
Country | Link |
---|---|
US (1) | US7053809B2 (en) |
WO (1) | WO2005067148A1 (en) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7714267B2 (en) * | 2003-12-19 | 2010-05-11 | Searete, Llc | Intensity detector circuitry using a cascade of gain elements |
US7999214B2 (en) * | 2003-12-19 | 2011-08-16 | The Invention Science Fund I, Llc | Photo-detector filter having a cascaded low noise amplifier |
US7053998B2 (en) * | 2003-12-22 | 2006-05-30 | Searete Llc | Photo-detector filter |
US7515082B2 (en) * | 2003-12-19 | 2009-04-07 | Searete, Llc | Photo-detector filter having a cascaded low noise amplifier |
US7511254B2 (en) * | 2003-12-19 | 2009-03-31 | Searete, Llc | Photo-detector filter having a cascaded low noise amplifier |
US7250595B2 (en) * | 2004-01-14 | 2007-07-31 | Searete, Llc | Photo-detector filter having a cascaded low noise amplifier |
US7542133B2 (en) * | 2003-12-22 | 2009-06-02 | Searete, Llc | Photo-detector filter |
US7378634B2 (en) * | 2004-07-27 | 2008-05-27 | Sarnoff Corporation | Imaging methods and apparatus having extended dynamic range |
US20070143163A1 (en) * | 2005-12-16 | 2007-06-21 | Sap Ag | Systems and methods for organizing and monitoring data collection |
Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4238760A (en) * | 1978-10-06 | 1980-12-09 | Recognition Equipment Incorporated | Multi-spectrum photodiode devices |
USH101H (en) * | 1984-10-01 | 1986-08-05 | The United States Of America As Represented By The Secretary Of The Army | Ultraviolet and infrared focal place array |
US4823129A (en) * | 1987-02-24 | 1989-04-18 | Bison Instruments, Inc. | Analog-to-digital converter |
US4945242A (en) * | 1988-02-26 | 1990-07-31 | Thomson-Csf | Photosensitive device and image detector including such a device, especially two-energy image detector |
US5216384A (en) * | 1991-05-24 | 1993-06-01 | Alcatel Espace | Programmable amplifier device |
US5286990A (en) * | 1991-08-19 | 1994-02-15 | Texas Instruments Incorporated | Top buss virtual phase frame interline transfer CCD image sensor |
US5561287A (en) * | 1994-09-30 | 1996-10-01 | Board Of Regents Of The University Of Colorado | Dual photodetector for determining peak intensity of pixels in an array using a winner take all photodiode intensity circuit and a lateral effect transistor pad position circuit |
US5854574A (en) * | 1996-04-26 | 1998-12-29 | Analog Devices, Inc. | Reference buffer with multiple gain stages for large, controlled effective transconductance |
US5864146A (en) * | 1996-11-13 | 1999-01-26 | University Of Massachusetts Medical Center | System for quantitative radiographic imaging |
US5965875A (en) * | 1998-04-24 | 1999-10-12 | Foveon, Inc. | Color separation in an active pixel cell imaging array using a triple-well structure |
US6114910A (en) * | 1998-12-14 | 2000-09-05 | Raytheon Company | Temperature compensated amplifier and operating method |
US6246345B1 (en) * | 1999-04-16 | 2001-06-12 | Dolby Laboratories Licensing Corporation | Using gain-adaptive quantization and non-uniform symbol lengths for improved audio coding |
US6278142B1 (en) * | 1999-08-30 | 2001-08-21 | Isetex, Inc | Semiconductor image intensifier |
US6300612B1 (en) * | 1998-02-02 | 2001-10-09 | Uniax Corporation | Image sensors made from organic semiconductors |
US20020030544A1 (en) * | 2000-09-01 | 2002-03-14 | Kulhalli Suhas R. | System and method providing level shifting in single ended to differential conversion |
US6395576B1 (en) * | 2000-06-14 | 2002-05-28 | Taiwan Semiconductor Manufacturing Company | High efficiency color filter process to improve color balance in semiconductor array imaging devices |
US6501400B2 (en) * | 2000-09-18 | 2002-12-31 | Texas Instruments Incorporated | Correction of operational amplifier gain error in pipelined analog to digital converters |
US6632701B2 (en) * | 2000-09-25 | 2003-10-14 | Foveon, Inc. | Vertical color filter detector group and array |
US20040119477A1 (en) * | 2002-12-23 | 2004-06-24 | Mehdi Kazemi-Nia | Weighted multi-input variable gain amplifier |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06319042A (en) | 1993-05-10 | 1994-11-15 | Toshiba Eng Co Ltd | Image processor |
JP3918532B2 (en) | 2001-11-29 | 2007-05-23 | 日本電気株式会社 | Signal strength detection circuit |
-
2003
- 2003-12-19 US US10/742,517 patent/US7053809B2/en not_active Expired - Fee Related
-
2004
- 2004-12-08 WO PCT/US2004/041443 patent/WO2005067148A1/en active Application Filing
Patent Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4238760A (en) * | 1978-10-06 | 1980-12-09 | Recognition Equipment Incorporated | Multi-spectrum photodiode devices |
USH101H (en) * | 1984-10-01 | 1986-08-05 | The United States Of America As Represented By The Secretary Of The Army | Ultraviolet and infrared focal place array |
US4823129A (en) * | 1987-02-24 | 1989-04-18 | Bison Instruments, Inc. | Analog-to-digital converter |
US4945242A (en) * | 1988-02-26 | 1990-07-31 | Thomson-Csf | Photosensitive device and image detector including such a device, especially two-energy image detector |
US5216384A (en) * | 1991-05-24 | 1993-06-01 | Alcatel Espace | Programmable amplifier device |
US5286990A (en) * | 1991-08-19 | 1994-02-15 | Texas Instruments Incorporated | Top buss virtual phase frame interline transfer CCD image sensor |
US5561287A (en) * | 1994-09-30 | 1996-10-01 | Board Of Regents Of The University Of Colorado | Dual photodetector for determining peak intensity of pixels in an array using a winner take all photodiode intensity circuit and a lateral effect transistor pad position circuit |
US5854574A (en) * | 1996-04-26 | 1998-12-29 | Analog Devices, Inc. | Reference buffer with multiple gain stages for large, controlled effective transconductance |
US5864146A (en) * | 1996-11-13 | 1999-01-26 | University Of Massachusetts Medical Center | System for quantitative radiographic imaging |
US6300612B1 (en) * | 1998-02-02 | 2001-10-09 | Uniax Corporation | Image sensors made from organic semiconductors |
US20020003201A1 (en) * | 1998-02-02 | 2002-01-10 | Gang Yu | Image sensors made from organic semiconductors |
US5965875A (en) * | 1998-04-24 | 1999-10-12 | Foveon, Inc. | Color separation in an active pixel cell imaging array using a triple-well structure |
US6114910A (en) * | 1998-12-14 | 2000-09-05 | Raytheon Company | Temperature compensated amplifier and operating method |
US6246345B1 (en) * | 1999-04-16 | 2001-06-12 | Dolby Laboratories Licensing Corporation | Using gain-adaptive quantization and non-uniform symbol lengths for improved audio coding |
US6278142B1 (en) * | 1999-08-30 | 2001-08-21 | Isetex, Inc | Semiconductor image intensifier |
US6395576B1 (en) * | 2000-06-14 | 2002-05-28 | Taiwan Semiconductor Manufacturing Company | High efficiency color filter process to improve color balance in semiconductor array imaging devices |
US20020030544A1 (en) * | 2000-09-01 | 2002-03-14 | Kulhalli Suhas R. | System and method providing level shifting in single ended to differential conversion |
US6501400B2 (en) * | 2000-09-18 | 2002-12-31 | Texas Instruments Incorporated | Correction of operational amplifier gain error in pipelined analog to digital converters |
US6632701B2 (en) * | 2000-09-25 | 2003-10-14 | Foveon, Inc. | Vertical color filter detector group and array |
US20040119477A1 (en) * | 2002-12-23 | 2004-06-24 | Mehdi Kazemi-Nia | Weighted multi-input variable gain amplifier |
Also Published As
Publication number | Publication date |
---|---|
WO2005067148A1 (en) | 2005-07-21 |
US7053809B2 (en) | 2006-05-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4802767B2 (en) | Analog-digital converter, solid-state imaging device using the same, and driving method thereof | |
JP5181087B2 (en) | Single slope analog-to-digital converter | |
Seo et al. | A low-noise high intrascene dynamic range CMOS image sensor with a 13 to 19b variable-resolution column-parallel folding-integration/cyclic ADC | |
Pain et al. | Approaches and analysis for on-focal-plane analog-to-digital conversion | |
US10003348B2 (en) | Analog-to-digital converter with noise shaping | |
Mendis et al. | Design of a low-light-level image sensor with on-chip sigma-delta analog-to-digital conversion | |
JP2005223918A (en) | Correlated doubling sampling circuit, and signal conversion method using correlated doubling sampling circuit | |
EP3328072A2 (en) | Semiconductor apparatus, solid-state image sensing apparatus, and camera system | |
US10411724B2 (en) | Two-step single-slope comparator with high linearity and CMOS image sensor including the same | |
US20120287316A1 (en) | Ramp and successive approximation register analog to digital conversion methods, systems and apparatus | |
JP2010104002A (en) | Readout circuit and integrated circuit for x-ray pixel detector | |
US7053809B2 (en) | Analog-to-digital converter circuitry having a cascade | |
US7304289B2 (en) | Intensity detector circuitry having plural gain elements in a cascade with plural threshold values | |
JP4613311B2 (en) | Double integration type A / D converter, column processing circuit, and solid-state imaging device | |
JP4661918B2 (en) | Solid-state imaging device | |
EP1408315A1 (en) | Photosensor | |
JP4157862B2 (en) | ANALOG-DIGITAL CONVERTER AND ITS OPERATION METHOD, IMAGING DEVICE, AND LAMP GENERATOR OPERATION METHOD | |
JP2005265607A (en) | Photodetector | |
US7515082B2 (en) | Photo-detector filter having a cascaded low noise amplifier | |
US7250595B2 (en) | Photo-detector filter having a cascaded low noise amplifier | |
WO2010053780A1 (en) | Signal processor with analog residue | |
US7714267B2 (en) | Intensity detector circuitry using a cascade of gain elements | |
Xhakoni et al. | PTC-based sigma-delta ADCs for high-speed, low-noise imagers | |
Lu et al. | A Study of $\Delta\Sigma $-CDS Algorithm for X-Ray CCD Applications | |
JP2004165905A (en) | Semiconductor integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INVENTION SCIENCE FUND I, LLC., THE, WASHINGTON Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HILLIS, W. DANIEL;MYHRVOLD, NATHAN P.;WOOD JR., LOWELL L.;REEL/FRAME:014868/0383;SIGNING DATES FROM 20031222 TO 20031223 |
|
AS | Assignment |
Owner name: SEARETE LLC, WASHINGTON Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INVENTION SCIENCE FUND I, LLC;REEL/FRAME:015362/0421 Effective date: 20040520 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: INVENTION SCIENCE FUND I, WASHINGTON Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SEARETE LLC;REEL/FRAME:023503/0789 Effective date: 20091106 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.) |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.) |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20180530 |